

SUBSTITUTE SPECIFICATION

SEMICONDUCTOR DEVICE, POWER AMPLIFIER DEVICE AND PC CARD

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device, a power amplifier device, and a personal computer (PC) card; and, more particularly, the invention relates to a technique that is effective for application to the manufacture of a PC card for a wireless LAN.

As the use of personal computers in offices and homes increases, communication between personal computers by way of systems typified by the Internet is being actively pursued.

Attention is currently being directed to a wireless LAN (local area network) for performing the communication between personal computers wirelessly, rather than by wire. At the present time, a wireless LAN that conforms to the 2.4-GHz band "IEEE (The Institute of Electrical and Electronics Engineers, Inc.) 802.11b" standard is in use. However, since the transmission speed is 8 Mbps at the maximum, which is low, there is a problem in that a moving image cannot be transmitted. One of solutions to the problem is a wireless LAN of the 5 GHz band "IEEE802.11a" standard enabling a maximum transmission speed of 54 Mbps.

In a PC card for use in a wireless LAN, an antenna, a transmission/reception change-over switch, a low-noise amplifier for reception, a mixer for reception, a mixer for transmission, a power amplifier for transmission, and the like are assembled.

Semiconductor devices capable of operating at high frequencies, such as a few GHz, for example, an HEMT (High Electron Mobility Transistor), an MMIC (Monolithic Microwave IC), and the like, are formed on the basis of a compound semiconductor substrate, such as a GaAs substrate.

On the other hand, in a field effect transistor (FET), in order to increase the performance of a device in a high frequency band, for example, in stead of connecting a source electrode on the top face of a semiconductor chip and a source terminal of a package substrate via a wire, a via hole penetrating a semiconductor chip is provided, a conductor is formed in the via hole, the source electrode on the top face of the semiconductor chip is led to the under face of the semiconductor chip, and, when the semiconductor chip is fixed to the package substrate, the source electrode is directly connected to the source terminal of the package substrate (seating), thereby achieving reduction in the source inductance (refer to, for example, Patent Reference 1).

As a power amplifier for transmission (power amplifier device for transmission) in a mobile communication system, there is a module or an integrated circuit (MMIC) using a GaAs-MESFET or a heterojunction bipolar transistor (HBT) (for example, refer to Patent Reference 2).

[Patent Reference 1]

Japanese Unexamined Patent Publication No. Hei 8 (1996)-330568, pp. 2 – 3, FIG. 1

[Patent Reference 2]

Japanese Unexamined Patent Publication No. Hei 11(1999)-220344, pp. 2 – 5, FIGS. 1 and 8

SUMMARY OF THE INVENTION

A power amplifier for transmission, that is assembled in a PC card for use in a wireless LAN, is manufactured by use of a compound semiconductor (for example, GaAs) in order to realize a high frequency characteristic in an ultra high frequency band of 5 GHz. Generally, a power amplifier is produced which has a multi-stage amplification configuration in which transistors, such as GaAs-MESFETs, HEMTs, HBTs, and the like formed on a GaAs substrate, are cascaded in a number of stages.

To realize a smaller size and a lighter weight, the mounting area of such a power amplifier is reduced. From the viewpoint of reduction in the number of parts to realize a cost reduction in response to customer needs, it is indispensable to form the power amplifier as an MMIC.

Techniques that are effective to realize the formation of an MMIC include (1) a via hole technique enabling higher performance by reducing a source inductance in an FET, (2) a high-density high-capacity technique realizing reduction in the capacity area by increasing the capacity and density in the case of using an MIM (Metal-Insulator-Metal) capacitor as a capacitor in a matching circuit (input, inter-stage, and output matching circuit), and (3) a circuit optimizing technique for chip size reduction.

To form a via hole (having a diameter of, generally, about 50 μm), a new mask has to be added, with the result that the cost increases. For formation of a via hole, a thinner substrate (up to about 70 μm) and a high-precision back face processing technique are required. Consequently, there are problems, such as an

increase in the number of processes and difficulty in handling.

As a measure to avoid the problems, a conventional configuration of the power amplifier using no via holes may be considered.

5 FIG. 16 is a plan view showing a comb-shaped electrode structure having a comb-teeth shaped electrode in a conventional FET. Each of a source electrode, a drain electrode, and a gate electrode has a comb-teeth shaped electrode pattern constructed by a base portion and a plurality of fingers extending from the base
10 portion. Fingers 51b, 52b, and 53b of a source (S) electrode 51, a drain (D) electrode 52, and a gate (G) electrode 53, respectively, are disposed so as to mesh with each other on a channel region 50. Specifically, the gate finger 53b is positioned between the source finger 51b and the drain finger 52b. The width W1 of the source
15 finger 51b and the width W4 of the drain finger 52b are the same. To reduce the source inductance, it is necessary to enlarge the area ($L \times W2$) of the base portion (source base portion) 51a of the source electrode 51 and increase the number of conductive wires connected to the base portion 51a.

20 FIG. 17 is a diagrammatic plan view showing an example of a semiconductor chip forming an amplifier by use of the FET of FIG. 16, that is, an MMIC chip. This MMIC chip (semiconductor chip) 60 has a configuration including an amplifier in one stage. Depending on the amplification factor, FETs are cascaded in a
25 number of stages.

In FIG. 17, two FETs 61 and 62, each having the conventional FET structure shown in FIG. 16, operate in parallel, thereby increasing the output. The FET 61 has a source electrode

51', a drain electrode 52', and a gate electrode 53'. Source fingers 51b', drain fingers 52b', and gate fingers 53b' are disposed so as to mesh with each other on a channel region 50'.

Specifically, a mesh pattern is formed such that the gate finger 53b' is positioned between the source finger 51b' and the drain finger 52b'. A source base portion 51a' is provided with a plurality of (six) square-shaped electrode pads 51c'. To the electrode pads 51c', conductive wires connected to the source terminals of a package (not shown) are connected.

The FET 62 has a source electrode 51", a drain electrode 52", and a gate electrode 53". Source fingers 51b", drain fingers 52b", and gate fingers 53b" are disposed so as to mesh with each other on a channel region 50" in a manner similar to the FET 61. The source finger 51b" is provided with a plurality of (six) square-shaped electrode pads 51c". To the electrode pads 51c", conductive wires connected to the source terminals of a package (not shown) are connected.

On the top face of the MMIC chip 60, as electrode pads, an electrode pad 65 for input, an electrode pad 66 for output, an electrode pad 67 for a first power source voltage, an electrode pad 68 for a second power source voltage, and an electrode pad 69 for a third power source voltage are provided.

The gate electrodes 53' and 53" of the FETs 61 and 62 are connected to each other via strip lines 70' and 70" for a matching circuit. Between a connection node 71 and the electrode pad 65 for input, an MIM capacitor 72 is electrically connected. Between the connection node 71 and the electrode pad 69 for the third power source voltage, a spiral inductance 73 is electrically

connected.

The drain electrodes 52' and 52" of the FETs 61 and 62 are connected to a wire 80. Between the wire 80 and the electrode pad 66 for output, an MIM capacitor 81 is electrically connected.

5 The wire 80 and the electrode pad 67 for the first power source voltage are electrically connected to each other via a strip line 82 for a matching circuit. Between the MIM capacitor 81 and the electrode pad 68 for the second power source voltage, a spiral inductance 83 is electrically connected.

10 In this structure, to make the inductance of the source electrode close to the inductance in the case of a via hole, the number of wires connected (metal lines each having a diameter of 25 μm) is set to the maximum number of six.

In such a structure, however, the reduction in the source
15 inductance is small. In the case of reducing the source inductance by increasing the number of wires, the chip size has to be increased by increasing the number of electrode pads (bonding pads). That is, the number of wires is specified by the size of the semiconductor chip.

20 The inventor herein has therefore analyzed and examined ways to effect a reduction in the inductance in accordance with an electrode pattern in a state where the number of wires is set to the maximum, and, as a result, the present invention has been achieved.

25 An object of the present invention is to provide a semiconductor device with reduced inductance of an earth electrode.

Another object of the present invention is to improve the

high frequency characteristics of a power amplifier device.

Still another object of the present invention is to reduce the manufacturing cost of a power amplifier device.

Yet another object of the present invention is to provide a
5 personal computer card having excellent high frequency characteristics.

The above and other objects and novel features of the present invention will become apparent from the description provided in this specification and the attached drawings.

10 An outline of a representative aspects of the present invention as disclosed in this specification will be briefly described as follows.

(1) A personal computer card having a power amplifier device for transmission connected to an antenna, wherein the power
15 amplifier device for transmission has one or a plurality of amplification systems, which amplification system has a semiconductor chip in which a transistor (FET) is formed and a plurality of external electrode terminals. The external electrode terminals include an input terminal to which a signal to be amplified
20 is supplied, an output terminal for outputting the amplified signal, and first, second, and third power source terminals. Two transistors are electrically connected in parallel between the input terminal and the output terminal. The electrodes of the transistor are a control electrode (gate electrode) connected to the input terminal
25 and the third power source terminal, a first electrode (drain electrode) connected to the output terminal and the first power source terminal, and a second electrode (source electrode) connected to the second power source terminal serving as an earth

terminal. On the top face of the semiconductor chip, there is an electrode pad corresponding to the external electrode terminal and a plurality of electrode pads formed in the portion of the second electrode of the transistor. A conductive wire for electrically
5 connecting the external electrode terminal and the electrode pad corresponding to the external electrode terminal, and a conductive wire for electrically connecting the plurality of electrode pads formed in the portion of the second electrode of the transistor and the second power source terminal are provided. Each of the
10 electrodes of the transistor is constructed by a base portion and a plurality of fingers projected in a direction orthogonal to the base portion. One of the fingers of the first electrode (drain electrode) is disposed between two neighboring fingers of the second electrode (source electrode), the second electrode is connected to a fixed
15 potential, and the width of each of the fingers positioned at both ends of the second electrode (source electrode) is wider than the width of each of the fingers positioned between the respective ends. The width of each of the fingers positioned at both ends in the source electrode is equal to or wider than a sum of the widths of
20 the plurality of fingers positioned between the respective ends, and the width of the base portion of the second electrode is wider than the width of each of the fingers positioned at both ends.

The power amplifier device also includes: a supporting substrate on which the semiconductor chip is mounted and
25 constructing the second power source terminal; a plurality of leads disposed around the supporting substrate and constructing the external electrode terminals; and a sealing part made of an insulating resin for covering the supporting substrate, the external

electrode terminal, the semiconductor chip, and the wire in a state where an under face and an external end face of each of the supporting substrate and the external electrode terminal are exposed.

5

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic plan view of an MMIC chip to be assembled in a power amplifier device representing an embodiment (first embodiment) of the present invention.

10 FIG. 2 is a partly-cutaway diagrammatic plan view of the power amplifier device.

FIG. 3 is a bottom view of the power amplifier device.

FIG. 4 is a cross section of the power amplifier device.

FIG. 5 is an equivalent circuit of the MMIC chip.

15 FIG. 6 is a diagrammatic cross section showing an HEMT part, an MIM capacitor part, and a spiral inductance part of the MMIC chip.

FIG. 7 is a enlarged cross section showing the HEMT part.

20 FIG. 8 is a enlarged cross section showing the MIM capacitor part and the spiral inductance part.

FIG. 9 is an equivalent circuit diagram of the MIM capacitor.

FIG. 10 is a diagrammatic plan view showing an electrode pattern of the HEMT.

25 FIG. 11 is a diagram showing a drain current path in the HEMT.

FIG. 12 is a schematic diagram showing a functional configuration of a wireless LAN PC card in which the power amplifier device of the first embodiment is assembled.

FIG. 13 is a plan view showing the appearance of the wireless LAN PC card.

FIG. 14 is a diagrammatic plan view showing an electrode pattern of an HBT in an MMIC chip assembled in a power amplifier device representing another embodiment (second embodiment) of the invention.

FIG. 15 is a enlarged cross section taken along line A-A' of FIG. 14.

FIG. 16 is a diagrammatic plan view showing an example of the electrode pattern of a conventional FET.

FIG. 17 is a diagrammatic plan view showing an electrode pattern of an HEMT in an MMIC chip assembled in a conventional power amplifier device.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the invention will be described in detail hereinbelow with reference to the drawings. In all of the drawings, the same reference numerals are given to those components having the same function, and a repetitive description thereof will not be given.

(First Embodiment)

FIGS. 1 to 13 are diagrams which relate to a semiconductor device, a power amplifier device, and a personal computer card according to a first embodiment of the invention. FIG. 1 shows a semiconductor device (MMIC chip). FIGS. 2 to 11 are diagrams of a power amplifier device. FIGS. 12 and 13 are diagrams of a personal computer card.

A high frequency part of a personal computer (PC) card 1 for use in a wireless LAN has a reception system and a transmission system, as shown in FIG. 12. The reception system includes an antenna 2, a transmission/reception change-over switch (SW) 3 to which the antenna 2 is connected, a low-noise amplifier (LNA) 4 for reception, which is connected to the transmission/reception change-over switch 3, a mixer (Rx-Mix) 5 for reception, which is connected to the low-noise amplifier 4 for reception, and a base band LSI 6, which is connected to the mixer 5 for reception. The transmission system includes the base band LSI 6, a mixer (Tx-Mix) 7 for transmission, which is connected to the base band LSI 6, a power amplifier device 10 for transmission, which is connected to the mixer 7 for transmission, the transmission/reception change-over switch 3, which is connected to the power amplifier device 10, and the antenna 2. A voltage controlled oscillator 11 is connected to the base band LSI 6, to the mixer 5 for reception, and to the mixer 7 for transmission. Although not described in detail, two antennas are provided to improve the sensitivity in a diversity configuration.

The personal computer card 1 has a thin flat card structure, as shown in FIG. 13. At one end of the personal computer card 1, a connector 12 is provided. When the personal computer card 1 is inserted into a card slot of a personal computer, the connector 12 is electrically connected to the personal computer. The antenna is built in a casing 13 of the personal computer card 1. The personal computer card 1 is a personal computer card for a wireless LAN which conforms to the "IEEE802.11a" of the 5-GHz band enabling the maximum transfer speed of 54 Mbps.

For use in the ultra high frequency band of 5 GHz, each of the parts assembled in the personal computer card should have high-level high frequency characteristics. Among the parts, the power amplifier device (high output power amplifier or high
5 frequency power amplifier) is an important component. A high gain, a high output, and a low distortion characteristic are required, and low cost is also demanded.

The power amplifier device 10 for transmission will now be described. FIGS. 2 to 4 are diagrams of the power amplifier
10 device 10. FIG. 2 is a partly-cutaway plan view of the power amplifier. FIG. 3 is a bottom view, and FIG. 4 is a cross section.

As shown in FIGS. 2 to 4, the power amplifier device 10 has a thin flat square shape, and the top and side faces are formed by sealing parts 15 made of an insulating resin. In the under face
15 (mounting face) of the sealing part 15, the under face of a square-shaped supporting substrate (TAB tape) 17 supported by thin TAB-tape supporting leads 16 is exposed. As shown in FIGS. 2 and 3, the TAB-tape supporting leads 16 extend along diagonal lines of the square on the under face of the sealing part 15. On
20 the outside of each of the sides of the TAB tape 17, a plurality of leads 18 are disposed. Between the neighboring TAB-tape supporting leads 16, although the invention is not particularly so limited, three leads 18 are disposed parallel to each other.

As shown in FIGS. 2 and 4, a semiconductor chip 20 is fixed
25 to the top face of the TAB tape 17 by an adhesive. As shown in FIG. 2, electrode pads 21 provided on the top face of the semiconductor chip 20 and the predetermined leads 18 are electrically connected to each other via conductive wires 22. As

the wire 22, for example, a metal line having a diameter of 25 μm is used.

As shown in FIGS. 3 and 4, the sealing part 15 made of an insulating resin is formed on the top face side of the TAB tape 17 and the leads 18. The sealing part 15 completely covers the semiconductor chip 20 and the wires 22. The top face of the sealing part 15 is a flat face. As shown in FIG. 4, the under faces of the TAB tape 17, TAB-tape supporting leads 16, and leads 18 are exposed from the under face of the sealing part 15, and the outer end faces of the lead 18 and the TAB-tape supporting leads 16 are flush with the peripheral face of the sealing part 15 and exposed in the peripheral face of the sealing part 15. That is, the power amplifier device 10 of the first embodiment is a so-called non-lead type semiconductor device in which leads do not project from the peripheral face of the sealing part 15. Since the sealing part 15 has a square shape, the power amplifier device 10 has a QFN structure.

In the manufacture of the power amplifier device 10, a lead frame made of a metal is used. The lead frame is obtained by forming a thin flat metal plate in a desired pattern by etching or press cutting. A single lead pattern includes a square-shaped frame. In the frame, the TAB tape, the TAB tape supporting leads, and the leads are provided. The lead and the TAB tape supporting lead extend so as to project from the inner circumferential face of the frame to the inside. In the lead frame, a lead pattern is arranged in one line or a few lines, and product forming parts by the lead pattern are disposed in one line or a matrix.

In the manufacture of the power amplifier device, the

semiconductor chip 20 is fixed (mounted) on the top face of the TAB tape 17 of each of the product forming parts via an adhesive by chip bonding. After that, by wire bonding, the electrode pad 21 on the top face of the semiconductor chip 20 and an inner end part of the lead 18 are connected via the conductive wire 22.

Subsequently, by transfer molding, an insulating resin layer having a predetermined height is formed on the top face side of the lead frame. By dicing to separate the lead frame and the insulating resin layer from each other, the power amplifier device 10 shown in FIGS. 2 to 4 is manufactured.

In the transfer molding, a lead frame is sandwiched between a lower-half die and an upper-half die of a transfer molding apparatus, and a resin is charged into a cavity formed by the upper-half and lower-half dies, thereby forming an insulating resin layer. Since the under face of the lead frame is placed on a flat surface (parting surface) of the lower-half die, the charged resin does not enter the under surface of the lead frame. As a result, the under face of each of the TAB tape supporting lead 16, TAB tape 17, and lead 18 is exposed in the under face of the insulating resin layer. Since the ceiling face of the cavity is formed so as to be flat and is parallel to the parting surface of the lower-half die, the height of the insulating resin layer, that is, the sealing part 15, is constant, as shown in FIG. 4. Since the lead frame and the insulating resin layer are diced by a dicing blade at the same time, an external end face of each of the lead 18 and the TAB supporting lead 16 is flush with the circumferential face of the sealing part 15 and is exposed to the circumferential face of the sealing part 15.

FIG. 1 is a schematic plan view of the semiconductor chip 20,

that is, an MMIC chip. FIG. 5 shows an equivalent circuit of the semiconductor chip 20. The semiconductor chip 20 has, as shown in FIG. 1, a plurality of electrode pads 21 on the top face. The electrode pads 21, as shown in FIG. 5, include an input electrode pad (Pin) 25, an output electrode pad (Pout) 26, an electrode pad (Vdd) 27 for a first power source voltage, an electrode pad (GND) 28 for a second power source voltage, and an electrode pad (Vgg) 29 for a third power source voltage. As will be described later, a plurality of electrode pads 21 are formed in each of source electrode parts as second electrodes of the transistors.

The power amplifier device 10 of the first embodiment has a configuration in which, as shown in the equivalent circuit diagram of FIG. 5, two transistors 31 and 32 are connected in parallel between the input electrode pad (Pin) 25 and the output electrode pad (Pout) 26. The transistors 31 and 32 are HEMTs. A control electrode (gate electrode) serving as an input electrode of the transistors and a first electrode (drain electrode) serving as an output electrode are connected to each other, and the connection portions serve as connection nodes A and B. Between the connection node A on the gate electrode side and the input electrode pad 25, an MIM capacitor 33 is connected. Between the connection node A and the electrode pad (Vgg) 29 for the third power source voltage, an inductance 34 is connected.

Between the connection node B on the drain electrode side and the output electrode pad (Pout) 26, an MIM capacitor 35 is connected. An inductance 36 is connected between the MIM capacitor 35 and the electrode pad (GND) 28 for the second power source voltage. The drain electrodes of the transistors 31 and 32

are connected to the electrode pad (Vdd) 27 for the first power source voltage, and a potential Vdd is applied to the drain electrode. For example, Vdd is 3.3V. The second electrode (source electrode) of the transistors 31 and 32 is connected to the electrode pad (GND) 28 for the second power source voltage.

At the electrodes of the transistors 31 and 32, the gate electrode and the drain electrode are connected to the electrode pads 21 via wires (to which numerals are not given) provided for the semiconductor chip 20. In contrast, as shown in FIGS. 2 and 1, the source electrode has a structure in which a part of the source electrode pattern has the plurality of electrode pads 21 disposed thereon.

In a transistor, an input matching circuit, an output matching circuit, or a bias circuit is constructed by a capacitor, a resistor, an inductance, and the like. A microstrip line "m" shown by a rectangular portion in FIG. 5 is also a part of the circuit. The potential (Vgg) supplied as a bias potential from the electrode pad (Vgg) 29 for the third power source voltage is, for example, -1.0V.

Next, the semiconductor chip 20 having the MMIC structure will be described. FIG. 1 shows the semiconductor chip 20 having a one-stage amplifier configuration, although the invention is not limited to this configuration. In the case of obtaining a higher amplification factor, a multi-stage amplifier configuration in which transistors are cascaded in a number of stages is employed. Although only one amplification system is shown, a plurality of amplification systems, which can be used while being switched by a change-over switch, may be provided.

In the amplification system in the power amplifier device 10

of the first embodiment, as shown in FIG. 1, two transistors (HEMTs) are connected in parallel between the input electrode pad (Pin) 25 and the output electrode pad (Pout) 26, thereby increasing the output.

5 The transistor 31 has a drain electrode 37, a source electrode 38, and a gate electrode 39. Each of the electrodes is constructed by a base portion that is linearly extended and a plurality of fingers projected in a direction perpendicularly crossing the base portion (a plurality of fingers projected in a comb teeth
10 shape from one end of the base portion). Specifically, the drain electrode 37 is constructed by a drain base portion 37a and a plurality of drain fingers 37b which extend from one end of the drain base portion 37a. The source electrode 38 is constructed by a source base portion 38a and a plurality of source fingers 38b
15 which extend from one end of the source base portion 38a. The gate electrode 39 is constructed by a gate base portion 39a and a plurality of gate fingers 39b which extend from one side of the gate base portion 39a.

Each of the fingers extends so as to cross a channel region
20 40. A pattern is formed in which one of the fingers of a first electrode (drain electrode) is disposed between two neighboring fingers of a second electrode (source electrode). In other words, the fingers of the electrodes are arranged so as to mesh with each other. That is, a mesh pattern in which the gate fingers 39b are
25 positioned between the drain fingers 37b and the source fingers 38b is formed. The source base portion 38a is provided with a plurality of (six) square-shaped electrode pads 21. To the electrode pads 21, the wires 22 are connected as shown in FIG. 2.

The source electrode is connected to a fixed potential.

The transistor 32 has a drain electrode 42, a source electrode 43, and a gate electrode 44. Each of the electrodes of the transistor 32 is constructed by a base portion which extends
5 linearly and a plurality of fingers that project like comb-teeth from one side of the base portion. Specifically, the drain electrode 42 is constructed by a drain base portion 42a and a plurality of drain fingers 42b which extend from one side of the drain base portion 42a. The source electrode 43 is constructed by a source base
10 portion 43a and a plurality of source fingers 43b which extend from one side of the source base portion 43a. The gate electrode 44 is constructed by a gate base portion 44a and a plurality of gate fingers 44b which extend from one side of the gate base portion 44a.

15 Each of the fingers extends so as to cross a channel region 45, and the fingers of the electrodes are arranged so as to mesh with each other. That is, a mesh pattern is obtained such that the gate fingers 44b are positioned between the drain fingers 42b and the source fingers 43b. The source base portion 43a is provided
20 with a plurality of (six) square-shaped electrode pads 21. To the electrode pads 21, the wires 22 are connected as shown in FIG. 2.

The gate electrodes 39 and 44 of the transistors 31 and 32 are connected to each other and form the connection node A as described above. The drain electrodes 37 and 42 of the
25 transistors 31 and 32 are connected to each other and form the connection node B as described above.

As described above, the MIM capacitor 33 is connected between the connection node A on the side of the gate electrodes

and the input electrode pad 25, and the inductance 34 is connected between the connection node A and the electrode pad 29 for the third power source voltage. The MIM capacitor 35 is connected between the connection node B on the drain electrode side and the output electrode pad 26, and the inductance 36 is connected between the MIM capacitor 35 and the electrode pad 28 for the second power source voltage. To the drain electrodes of the transistors 31 and 32, the electrode pad (Vdd) 27 for the first power source voltage is connected, and the potential Vdd is applied to the drain electrodes. The lines connected to the electrode pads 21 and electrodes in FIG. 1 consist of wires and the microstrip lines m. In FIG. 2, to avoid complication of the drawing, the reference numerals of the transistors 31 and 32, the electrode pads 21, and the wires 22 connected to the electrode pads 21 are shown, but the other reference numerals are omitted.

In the power amplifier device 10, as shown in FIG. 2, the electrode pads 21 on the top face of the semiconductor chip 20 are connected to the leads 18 disposed around the TAB tape 17 and to the TAB tape 17 via the wires 22. In FIG. 2, reference numerals 1 to 12 are given to the leads 18. The lead 18 having reference numeral 2 serves as an input terminal (Pin) and is electrically connected to the input electrode pad 25 of the semiconductor chip 20 via the wire 22. The lead 18 having reference numeral 8 serves as an output terminal (Pout) and is electrically connected to the output electrode pad 26 of the semiconductor chip 20 via the wire 22.

The lead 18 having reference numeral 9 serves as a first power source voltage terminal (Vdd) and is electrically connected

to the electrode pad 27 for the first power source voltage of the semiconductor chip 20 via the wire 22. The lead 18 having reference numeral 4 serves as a third power source voltage terminal (V_{gg}) and is electrically connected to the electrode pad 29 for the third power source voltage of the semiconductor chip 20 via the wire 22. The electrode pad (GND) 28 for the second power source voltage of the semiconductor chip 20 is electrically connected to the TAB tape 17 of the ground potential via the wire 22.

The plurality of electrode pads 21 and the TAB tape 17 provided for the source electrode parts of the transistors 31 and 32 are electrically connected to each other via the conductive wires 22. The leads 18 having reference numerals 1, 3, 5, 6, 7, 10, 11, and 12 are non-contact leads which are not used in the circuit. However, the non-contact (NC) leads are used as terminals for mounting at the time of mounting the power amplifier device 10 onto a mounting board.

In the structure, to make the inductance of the source electrode close to the inductance in the case of where a via hole is provided, the number of wires connected (metal lines each having a diameter of 25 μm) is set to the maximum number of six.

The transistor (HEMT), MIM capacitor, and inductance in the semiconductor chip 20 will be described with reference to FIGS. 6 to 9. FIG. 6 is a cross section showing an HEMT part, an MIM capacitor part, and a spiral inductance part of the MMIC chip. FIG. 7 is an enlarged cross section showing the HEMT part. FIG. 8 is an enlarged cross section showing the MIM capacitor part and the spiral inductance part. FIG. 9 is an equivalent circuit diagram of

the MIM capacitor.

FIG. 6 is a diagram in which the HEMT, MIM capacitor, and inductance are disposed in order from left to right for convenience of description. It is assumed here that the transistor 31 is shown as the HEMT, the capacitor 33 is shown as the MIM capacitor, and the inductance 34 is indicated as the inductance. Since these components will be described with reference to FIG. 7 or subsequent diagrams, the other reference numerals to FIG. 6 are omitted.

The semiconductor chip 20 is formed on a semi-insulating GaAs substrate 85 serving as a base, as shown in FIG. 7. On the top face (main face) of the semi-insulating GaAs substrate 85, a GaAs epitaxial layer 86 is formed. The transistor 31 portion has a structure in which a high-resistance buffer layer 87 made of AlGaAs, an undoped AlGaAs layer 88, an n^+ -AlGaAs layer 89 of two layers serving as an electron supply layer, and an n^+ -GaAs layer 90 for obtaining ohmic contact are sequentially formed on the GaAs epitaxial layer 86. Near the junction between the AlGaAs layer 88 and the two n^+ -AlGaAs layers 89, a two-dimensional electron channel 91 is formed. The buffer layer 87 plays the role of preventing leakage current and preventing a short channel effect in an HEMT.

The HEMT formation region is etched to thereby form a mesa portion 92. The mesa etching reaches the surface layer of the GaAs epitaxial layer 86 through the buffer layer 87. The surface of the mesa portion 92 is covered with an insulating film 93 (an SiO_2 film 93a and an SiN film 93b), and the insulating film 93 is selectively etched. By performing etching using the residual

insulating film 93 as a mask, a trench 94 extending through the n^+ -GaAs layer 90 and reaching the surface layer of the two n^+ -AlGaAs layers 89 is formed in a predetermined pattern. In the first embodiment, the gate fingers 39b of the gate (G) electrode 39 are provided on the trenches 94. In correspondence with FIG. 1, six trenches 94 are provided in parallel with each other.

For example, the n^+ -GaAs layers 90 on both sides of the trench 94 are used as drain and source regions. Therefore, the insulating film 93 covering the top face of the n^+ -GaAs layer 90 is selectively removed and contact holes are formed. In the contact holes, the drain fingers 37b of the drain (D) electrode 37 or the source fingers 38b of the source (S) electrode 38 are formed. The gate electrode 39 is made of Pt and the drain and source electrodes 37 and 38 are made of AuGeNi. The thickness of each of the drain and source electrodes 37 and 38 is about 0.38 μm .

The MIM capacitor 33 and the inductance 34 have the sectional structure shown in FIG. 8. Specifically, in a region in which the MIM capacitor 33 and the inductance 34 are formed, the buffer layer 87 and layers above that are etched. On the GaAs epitaxial layer 86, insulating films 96 and 97 are stacked.

Reference numeral 100 in the MIM capacitor 33 portion in FIG. 8 denotes a lower electrode formed on the insulating film 97. The lower electrode 100 extends to connect the MIM capacitor 33 and the inductance 34 and serves as a line reaching the connection node A. A left end portion of the lower electrode 100 is covered with insulating films 101, 102, and 103 that are selectively overlapped, and the top face of a part of the lower electrode 100 is exposed. A dielectric layer 104 forming a

capacitance is selectively formed so as to be overlapped with the exposed portion. The periphery of the dielectric layer 104 extends even to the top face of the insulating film 102. A lead electrode 105 is formed so as to be overlapped on the top face of the dielectric layer 104, the top face and left end faces of the insulating films 101 to 103 and, further, the top face of the insulating film 97. In such a manner, one of the MIM capacitors is formed. The lead electrode 105 is connected to the electrode pad (V_{gg}) 29 for the third power source voltage.

In a portion corresponding to the dielectric layer 104 of the top face of the lead electrode 105, an insulating film 106 is selectively formed, thereby forming a structure in which the top face of the lead electrode 105 is exposed. A dielectric layer 107, which serves as a component of the capacitor, is selectively formed so as to overlap the exposed lead electrode 105. The dielectric layer 107 extends also on the insulating film 106 in the periphery. An upper electrode 108 is also formed so as to overlap on the top face of the dielectric layer 107, the top face and the right end face of the insulating film 106, and right end faces of the insulating films 103 and 102. The upper electrode 108 is electrically connected to the lower electrode 100. In this way, another MIM capacitor is formed. With this configuration, the MIM capacitor shown in the equivalent circuit diagram of FIG. 9 is formed. The dielectric layers 104 and 107 are formed by an SiO₂ film.

The inductance 34 is formed by a square-cornered spiral part 110, as shown in FIGS. 8 and 1 (in FIG. 1, the reference numeral is not shown). The center of the spiral part 110 is electrically connected to a lead electrode 111 formed on the top

face of the GaAs epitaxial layer 86. The lead electrode 111 passes under the insulating film 97 and is linked with the electrode pad (V_{gg}) 29 for the third power source voltage. The outer end of the spiral part 110 is electrically connected to the lower electrode 100. A lower layer of the spiral part 110 is made of Mo and an upper layer of the spiral part 110 is made of Au. The lead electrode 111 is made of Al.

In the power amplifier device 10 of the first embodiment, the widths of the source fingers 38b of the source electrode 38 in the HEMT are set as shown in FIG. 10. Specifically, the width of each of the fingers positioned at the respective ends is set to be different from the width of each of the fingers positioned between the fingers positioned at both ends, that is, the width W₃ of each of the source fingers 38b at both ends is set to be wider (thicker) than the width W₁ of each of the source fingers 38b positioned between both ends. The width W₃ is equal to or greater than the sum of the widths W₁ of the source fingers 38b positioned between both ends. The width W₂ of the source base portion 38a of the source electrode 38 is equal to or greater than the width W₃.

The electrode patterns of the transistors 31 and 32 are symmetric with respect to a line connecting the input electrode pad 25 with the output electrode pad 26, as shown in FIG. 2. In each of the transistors 31 and 32, each of the fingers extends in a direction orthogonal to the line connecting the input electrode pad 25 and the output electrode pad 26. With this arrangement, the top face of the semiconductor chip 20 can be effectively used and miniaturization of the semiconductor chip 20 can be achieved. Although not shown in FIG. 10, the electrode pad 21 is provided for

the source base portion 38a. In the first embodiment, six electrode pads 21 are provided in a line (refer to FIG. 1).

To verify the effects in the electrode pattern shown in FIG. 10, an MMIC was experimentally manufactured and evaluated. In an MMIC having the FET electrode pattern shown in FIG. 17 and an MMIC having the FET electrode pattern shown in FIG. 1, the number of source bonding wires of an EFT (HEMT) was set (six wires, each of which is a metal line having a diameter of 25 μm) so as to achieve the same inductance as that in the case of forming via holes, and the characteristics were compared. The gate width of the HEMT was set to 1.2 mm (the number of gate fingers was six), the gate length was set to 0.4 μm , the gate finger width was set to 200 μm , the width W1 of the source finger 38b on the inner side (between terminals) was set to 20 μm , the width W3 of the source finger 38b at an end was set to 60 μm , and the width W4 of the drain finger 37b was set to 20 μm .

Evaluation conditions are $V_{dd} = 5\text{V}$, and $I_d = 120\text{ mA}$ at 5.2GHz. The results are as shown in Table 1.

Items of characteristics	The present Invention	Conventional Configuration
gain (dB)	8.7	7.6
P1dB (dBm)	26.0	25.0
width w1/w3(μm)	20/60	20/-

20

$V_d = 5\text{V}$, $I_d = 120$ at 5.25GHz

In the power amplifier device 10 of the first embodiment, the gain is improved by 1.1 dB from 7.6 dB in the conventional configuration to 8.7 dB in the first embodiment. At P1dB (output power when the gain drops from a small signal gain by 1dB), an

25

improvement in performance of 1dBm can be recognized.

Therefore, the number of wires can be reduced by an amount corresponding to the improvement in performance, and a miniaturization of the semiconductor chip (chip shrink) can be

5 realized.

The improvement in performance of the power amplifier device 10, that is, an HEMT device, will be described, though qualitatively, with reference to FIG. 11. A drain current I_d represents the sum of currents I_{di} ($i = 1, 2, 3, 4, 5, 6$) of the unit
10 gates. Although the currents I_{di} of the unit gates are ideally the same, generally, the current value in the case where gates are arranged cyclically is large in a center portion where the electric field is concentrated and decreases toward the ends. Because of symmetry, $I_{d3} = I_{d4}$, $I_{d2} = I_{d5}$, and $I_{d1} = I_{d6}$.

15 Therefore, the following equation is obtained.

$$I_{d3} = I_{d4} > I_{d2} = I_{d5} > I_{d1} = I_{d6} \quad \text{..... Equation 1}$$

As understood from Equation 1, by making the electrode on
20 the outer side thicker (wider), the electric field concentration in the center portion is lessened, and the currents I_{d1} and I_{d6} in the peripheral portion can be increased to almost the same as the currents I_{d3} and I_{d4} in the center portion. It can also be considered that the performance of the device is improved by an
25 increase in current.

In the manufacture of the semiconductor chip 20 (MMIC chip) of the first embodiment, as shown in FIG. 1, as compared with the manufacture using via holes, about five masks can be

eliminated. Moreover, there is no high-precision back face processing, so that the process can be shortened by about three weeks, and a reduction in the manufacturing cost can be achieved. The thickness of the substrate (semi-insulating GaAs substrate) used for manufacture is as thick as about 150 μm , so that it is unnecessary to reduce the thickness. Consequently, there is no problem, such as deterioration in handling, and so the workability is improved.

The first embodiment has the following effects.

(1) In the first embodiment, in the source fingers 38b and 43b that are arranged in a comb-teeth shape, of the source electrodes 38 and 43 which serve as earth electrodes of an HEMT, the electrode width W3 of each of the source fingers 38b and 43b positioned at both ends is set to be greater (thicker) than the electrode width W1 of each of the source fingers 38b and 43b positioned between both ends. Consequently, the electric field concentration on each of the source fingers 38b and 43b in the center portion is lessened, the current in the source fingers 38b and 43b positioned at both ends can be increased, and the performance (high frequency characteristic) of the device is improved. The electrode width W3 of each of the source fingers 48b and 43b positioned at both ends is set to be equal to or greater than the sum of the widths W1 of the source fingers 38b and 43b positioned between both ends. Thus, the concentration of the electric field in the source fingers 38b and 43b in the center portion is lessened, and an increase in current in the source fingers 38b and 43b positioned at both ends can be achieved.

In accordance with the invention, also in an HEMT single

body, that is, in a semiconductor device, the electrode width $W3$ of each of the source fingers positioned at both ends is set to be greater than the electrode width $W1$ of each of the source fingers positioned at both ends, so that the concentration of the electric field in each of the source fingers in the center portion is lessened, the current can be increased in the source fingers positioned at both ends, and the performance of the device (high frequency characteristic) is improved. The electrode width $W3$ of each of the source fingers positioned at both ends is set to be greater than the sum of the widths $W1$ of the source fingers positioned between both ends. Consequently, the concentration of the electric field in the source fingers in the center portion is lessened, and an increase in current in the source fingers positioned at both ends can be achieved.

(2) In the power amplifier device 10 of the first embodiment, power is output so as to reduce a current difference due to a potential difference in each of the positions of each of the plurality of drain fingers 37b and 42b of the output electrodes (drain electrodes 37 and 42) in the built-in transistors 31 and 32 (HEMTs) and so as to cause the ohmic resistance of the earth electrodes (source electrodes 38 and 43), and the electrode width $W2$ of each of the common earth electrodes (source base portions 38a and 43a) for commonly connecting the plurality of earth electrode fingers (source fingers 38b and 43b) is set to be greater than the electrode width $W3$ of the source fingers 38b and 43b positioned at both ends. Thus, the power loss can be reduced.

(3) The electrode patterns of the transistors 31 and 32 are symmetric with respect to the line connecting the input electrode

pad 25 and the output electrode pad 26. In each of the transistors 31 and 32, each of the fingers extends in a direction orthogonal to the line connecting the input electrode pad 25 and the output electrode pad 26. With this arrangement, the top face of the semiconductor chip 20 can be effectively used and miniaturization of the semiconductor chip 20 can be achieved.

(4) In the power amplifier device 10 of the first embodiment, in the manufacture of the semiconductor chip 20 (MMIC chip), as compared with a manufacture using via holes, about five masks can be eliminated. Since there is no high-precision back face processing, the process can be shortened by about three weeks, and a reduction in the manufacturing cost can be achieved.

(5) In the manufacture of the power amplifier device 10 of the first embodiment, the thickness of the substrate (semi-insulating GaAs substrate) used for manufacture is as thick as about 150 μm , so that it is unnecessary to reduce the thickness. Consequently, there is no problem, such as deterioration in handling, and the workability is improved. This can reduce the manufacturing cost of the power amplifier device 10.

(6) From features (1) to (5), according to this embodiment, a small and cheap power amplifier device having excellent high frequency characteristics and high performance (little power loss) can be provided.

(7) By assembling a high-performance small power amplifier device having excellent high frequency characteristics, a personal computer card having excellent characteristics can be provided. The size of the personal computer can also be reduced.

(Second Embodiment)

FIGS. 14 and 15 are diagrams of a power amplifier device representing another embodiment (second embodiment) of the present invention. Although an HEMT was assembled as a transistor in the semiconductor chip 20 (not shown) in the first embodiment, an HBT operating as a bipolar transistor is assembled in the semiconductor chip 20 in the second embodiment. FIG. 14 is a diagram showing a transistor part in the semiconductor chip 20.

In the second embodiment, to increase the output, a structure in which transistors (HBTs) 141 and 142 are connected in parallel in a manner similar to the first embodiment is employed. As seen in FIG. 14, the transistor 141 is positioned in the upper stage and the transistor 142 is positioned in the lower stage. The transistors 141 and 142 are arranged to be symmetrical relative to each other in the vertical direction. Therefore, corresponding components in the transistors 141 and 142 will be described by use of the same names and the same reference numerals.

Each of the transistors 141 and 142 has an emitter (E) electrode, a base (B) electrode, and a collector (C) electrode. In the second embodiment, a common emitter structure is employed. The electrode pattern of each of the HBTs 141 and 142 has, as shown in FIG. 14, like the electrode pattern of the HEMT of the first embodiment, a comb-shaped electrode structure. An emitter electrode 123, a base electrode 128, and a collector electrode 127 have the shape of a comb-teeth pattern formed by base portions 123a, 128a, and 127a and a plurality of fingers 123b, 128b, and 127b which extend from the base portions. In the case of the

second embodiment, although the invention is not so limited, an HBT structure is formed in such a manner that the plurality of collector fingers 127b project from both sides of the base portion 127a of the collector electrode 127, and the base fingers 128b and
5 the emitter fingers 123b mesh with the collector fingers 127b.

The base fingers 128b extend so as to surround the collector fingers 127b with a small gap therebetween and so as not to be arranged in a ring shape. Each of the emitter fingers 123b projecting from the emitter base portion 123a is forked at some
10 midpoint into two portions and the two portions extend so as to sandwich the base finger 128b with a small gap therebetween.

Each of the HBTs 141 and 142 has a pattern in which, to increase the output, the plurality of collector fingers 127b are projected from both sides of the collector base portion 127a.
15 Consequently, the emitter electrode 123 and the base electrode 128 are disposed on each of both sides of the collector base portion 127a extending in the vertical direction as seen in FIG. 14.

The base portion 128a of the base electrode 128 is connected to a lead electrode 128e for the base. The number of
20 lead electrodes 128e for the base finally becomes one and is led to the left side as shown in FIG. 14. The lead electrode 128e for the base is connected to the MIM capacitor 33 and the inductance 34 in the first embodiment. The collector base portions 127a of the HBTs 141 and 142 are connected to a lead electrode 127e for the
25 collector. The lead electrode 127e for the collector is led to the right side as shown in FIG. 14. The lead electrode 127e for the collector is connected to the first power source voltage terminal (Vdd) 27 and the MIM capacitor 35 in the first embodiment.

A plurality of electrode pads 145 are provided for the emitter base portion 123a of the emitter electrode 123. To the electrode pad 145, the wire 22 connected to the TAB tape 17 is connected in a manner similar to the first embodiment.

5 The structure in a section taken along line A-A' of FIG. 14 as a finger portion will be described with reference to FIG. 15. An HBT has, as shown in FIG. 15, a structure in which an n-sub emitter layer 121 made of n^+ -GaAs is selectively provided on the top face (main face) of a semi-insulating GaAs substrate 120. An
10 n-GaAs emitter layer 122 is selectively formed on the top face of the n-sub emitter layer 121. On the top face of the n-sub emitter layer 121 around the n-GaAs emitter layer 122, an emitter electrode 123 (emitter fingers 123b) made of AuGe is formed.

 A p^+ GaAs layer 124 is formed on the top face of the n-GaAs
15 emitter layer 122, and an n-GaAs base layer 125 is provided on the p^+ GaAs layer 124. An n-InGaP collector layer 126 is formed in the center portion of the top face of the n-GaAs base layer 125. On the top face of the n-InGaP collector layer 126, the collector electrode 127 (collector fingers 127b) made of WSi is provided.
20 On the top face of the n-GaAs base layer 125 around the n-InGaP collector layer 126, the base electrode 128 (base fingers 128b) made of Pt is provided.

 The main face side of the semi-insulating GaAs substrate 120 is covered with an insulating film 129. The emitter electrode
25 123 (emitter fingers 123b), n-GaAs emitter layer 122, p^+ GaAs layer 124, n-GaAs base layer 125, base fingers 128b, n-InGaP collector layer 126, and collector fingers 127b are covered with the insulating film 129.

Also, in the earth electrode (emitter electrode 123) in each of the transistors (HBTs) 141 and 142 in the second embodiment, in a manner similar to the first embodiment, the width W3 of each of the fingers positioned at both ends of the emitter fingers 123b is greater than the width W1 of each of the fingers positioned between both ends and is equal to or larger than the sum of the widths W1 of the fingers positioned between both ends. With this configuration, in a manner similar to the first embodiment, the concentration of the electric field in each of the emitter fingers 123b in the center portion is lessened, the current can be increased in the emitter fingers 123b positioned at both ends, and the performance (high frequency characteristics) of the device is improved. Since the width W2 of the emitter base portion 123a is equal to or greater than the width W3, the power loss can be reduced.

Although the invention has been specifically described above on the basis of various embodiments, obviously, the invention is not limited to the foregoing embodiments, but may be variously changed without departing from the gist of the invention. Specifically, although examples using an HEMT or an HBT as a transistor have been described in connection with the embodiments, effects similar to those of the foregoing embodiments can also be obtained by using another transistor, such as a Si-GeFET or MOSFET.

Although one amplification system is provided in the power amplifier device of each of the embodiments, the invention can be likewise applied to a device having a plurality of amplification systems, and effects similar to those of the embodiments can be

obtained.

Effects obtained by the present invention as disclosed in this specification will be briefly described as follows.

(1) By reduction of the inductance of the earth electrode, the
5 high frequency characteristics of the power amplifier device can be improved.

(2) The manufacturing cost of the power amplifier device can be reduced.

(3) A personal computer card having excellent high
10 frequency characteristics can be provided.